Soft-Core architecture for Analogue to Digital Converter (ADC) sampling 9 is useful for mixed signal applications. Soft-core architecture for cutting edge odd or 10 even ADC sampling with interface to block RAM memory has not been found.
Introduction

28
A new soft-core architecture that allows automatic switching between odd and even sampling 29 with direct efficient memory interface was designed and tested in Matlab. The methodology used to 30 investigate performance parameters of the soft-core architecture was through an empirical 31 experimental study. Empirical experimental study involved a new mathematical model During digital formation process several factors such as sample frequency, the number of bits 46 produced and mean squared error distortion between input and digitally reconstructed signal. A novel even order sampling I/Q demodulator date back as far as [2] and was later followed by the [27] .
97
After the envelope detector usually phase or frequency detector stage follows. Phase detector 98 with feedforward noise cancellation architecture, which uses sub-sampling for phase noise detection sampling phase detector with ultra-low phase noise is design for microwave synthesizers 102 applications [31] . Simple Bang Band phase detector with 1-bit third-order single feedback loop 103 delta-sigma ADC pre-processing stage for FMCW wave synthesis [32] .
Like [31] a pulse 104 phase-frequency detector for high-speed frequency synthesizers applications [33] . A capacitive 105 power sensor is used to design a large dynamic range phase detector [34] . 
115
This paper contributes to the body of knowledge of Signal Processing in a niche field of 116 Electronic Warfare mixed signal processing through the following contributions: 
148
Programmable capability of ARM processor allows for circuit control parameters to be changed at 149 will. The results presented in this paper were collected from investigations collected from Matlab 150 simulation, laboratory experimental setup and FPGA implementation. 8 bits addressing, storage of 151 and for even order sampling and guard gaps are presented in in Table 3 .
153
III. METHODOLOGY -DERIVATION OF ODD/EVEN ORDER SAMPLING I/Q
DEMODULATOR WITH MEMORY CONSIDERATIONS
156
The design of I/Q demodulator that can flexibly select between odd and even order modes at will is 157 considered. Further consideration is that, signal complications must also be assumed as nonexistent.
158
This assumption is valid as the I/Q hardware has improved drastically over the years. This 
163
Let's also consider the dual port ram modelling term where is the read memory 164 command, is the write memory command and is the strobe command that selects between 165 even or odd order. Let's further consider two terms that directly tune ADC sampling, such terms are 166 and as shown in Figure 1 . 
229
are memory mapped as shown in Table 2 . The memory is mapped in such a way that 8 bits 230 addressing is achieved, furthermore memory data leak has been accounted for by introducing guard 231 gaps. 8 bits addressing, storage of and for odd order sampling and guard gaps are 232 presented in in Table 5 . 
236
The full form of this algorithm selects odd sampling by using which controls the ADC sampling 237 and dual port memory write location. 
238
241
On the previous section a mathematical model for odd/even order ADC with internal tuning of 242 sampling in such a way a selection between odd and even sampling is achieved with ease. In this 243 section a simulation model that aims to compare performance of the odd/even order sampling 244 model to first order delta-sigma model.
246
Simulation results for the Delta-Sigma sampling are shown in Figure 2 with quantization step 247 size clearly defined. Quantization step size measurement attributes for the same Delta-Sigma 248 sampling are given Figure 3 and table 7 below. These are compared to Figure 9 and Table 8 . It can be 249 clearly seen that the sampling frequency is reduced from approximately 8 kHz to 2 kHz. 
250
252
Simulation results for the odd/even order sampling are shown in Figure 4 and 5 with 253 quantization step size clearly defined also. The architecture for even order sampling is like odd order 254 sampling switch the difference being the selection of even samples instead of odd samples 255 256 257 
264
We have performed experiments for quantization resolution from 2 to 12 bits. The results are 265 depicted in Figure 2 and Table 9 respectively. The results are based on Realtime implementation on Performance of odd/even sampling to modulo ADC presented in [13] . We plot SNR vs quantization 269 resolution rate for ideal modulo-delta process, gaussian process and field gathered noise process. Mod-∆ has the worst recorded performance of 18 dB. This study shows that average best 277 performance for sampling schemes below 6 dB SNR performance.
279
The implemented on a Xilinx FPGA platform with the waveform generated and stored in the 280 FPGA DDR memory. Resource utilization for the proposed soft-core architecture for odd/even order 281 sampling is presented in Table 18 with total resource utilization seating at below 50%. 
